A 4-bit 2GSamples/s parallel Flash ADC using comb-type reference ladder
نویسندگان
چکیده
منابع مشابه
2, 4 Bit Flash Adc Using Tiq Comparator
With the advancement of technology, data converters are widely used in modern communication and digital signal processing. ADCs are basic building blocks in many applications including storage systems, optical communication, radar communication, instrumentation and high-speed serial data links[1]. Different categories of ADC architectures are available based on their speed, resolution and power...
متن کاملA sub-mW pulse-based 5-bit flash ADC with a time-domain fully-digital reference ladder
The concept of time-domain reference-ladder for the implementation of fully-digital flash-ADCs is proposed in this work. The complete reference ladder is implemented using only digital circuits. Based on this concept, a flash ADC is proposed and implemented in this work using digital circuits, one comparator and a customized sample-and-ramp circuit. An unconventional time-to-digital conversion ...
متن کاملA 555/690 Msps 4-bit Cmos Flash Adc Using Tiq Comparator
The real world signals are all analog in nature. So in order to convert the analog signals to digital efficiently an “Analog to digital converter” is required. In the digital domain, low power and low voltage requirements are becoming more important issues as the channel length of MOSFET shrinks below 0.25 sub-micron values. These trends present new challenges in ADC circuit design. In this pap...
متن کاملA 6-bit, 1-GHz Flash ADC in 0.35μm CMOS
+ Katholieke Universiteit Leuven, Kasteelpark Arenberg 10, B-3001 Heverlee, [email protected] . Abstract The design plan and measurement results of a very high-speed 6 bit CMOS Flash ADC converter are presented. The very high acquisition speed is obtained by improved comparator design. At these high frequencies power-efficient error correction logic is necessary. Measurements show th...
متن کاملA 12-bit Column-Parallel Flash TDC-Interpolated Ramp ADC with Online Digital Delay Element Correction
This work presents a hybrid column-parallel TDC-interpolated Single-Slope ADC which uses a digital feedback to solve the delay element and clock period matching problem in Flash TDC-Interpolation of SS ADCs. The presented feedback correction scheme is applied in-column and occurs online after the end of each conversion, occupying less than 5% of the ramp time at 12-bits. The concept of the arch...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEICE Electronics Express
سال: 2008
ISSN: 1349-2543
DOI: 10.1587/elex.5.562